
Attorney Docket No. 15448-3505



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Group Art Unit No.: 2818

Alok Jain, et al.

Examiner: NYA

Serial No.: 10/029,547

Filed on: December 21, 2001

For: MECHANISM FOR RECOGNIZING AND ABSTRACTING MEMORY

**STRUCTURES** 

**RECEIVED** 

Commissioner for Patents Washington, D.C. 20231

**Technology Center 2100** 

## INFORMATION DISCLOSURE STATEMENT

Sir:

Enclosed is a copy of Information Disclosure Citation Form PTO-1449 together with copies of the documents cited on that form. It is respectfully requested that the cited documents be considered and that the enclosed Information Disclosure Citation Form PTO-1449 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made and is not to be construed as an admission that the information cited in this statement is material to patentability.

Pursuant to 37 C.F.R. § 1.97, this Information Disclosure Statement is being submitted under one of the following (as indicated by an "X" to the left of the appropriate paragraph):

<u>X</u>	37 C.F.R	. §1.97(b).					
	37 C.F.R. §1.97(c). If so, then this Information Disclosure Statement includone of the following:						
	<u> </u>	A statement pursuant to 37 C.F.R. §1.97(e)  1.97(e)(1) The undersigned hereby states that each item of information contained in this information disclosure statement was first					
		cited in communication from a foreign patent office in a counterpart					

## Attorney Docket No. 15448-0505

		foreign application not more than three months prior to the filing of this information disclosure statement.
		1.97(e)(2) The undersigned hereby states that no item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in this information disclosure statement was known to any individual designated in §1.56(c) more than three months prior to the filing of this information disclosure statement.
-		A check for \$180.00 for the fee under 37 C.F.R. § 1.17(p).
	37 C.F.R. §1	97(d). If so, then this Information Disclosure Statement includes g:
-		A statement pursuant to 37 C.F.R. §1.97(e)
		1.97(e)(1) The undersigned hereby states that each item of information contained in this information disclosure statement was first cited in communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this information disclosure statement; OR
		1.97(e)(2) The undersigned hereby states that no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in §1.56(c) more than three months prior to the filing of this information disclosure statement.
		AND
_		A check for \$180.00 for the fee under 37 C.F.R. §1.17(i) for submission of the Information Disclosure Statement.
		97(i). Wherein applicants are submitting references before the tent to be placed in the file but not considered by the Patent office.
(	1449 ar	ingly, copies of the references as listed on the attached Form PTO e submitted herewith for placement in the file. No certification or deemed necessary.

Throughout the pendency of this application, please charge any additional fees, including any required extension of time fees, and credit all overpayments to deposit account 50-1302. A duplicate of this sheet is enclosed.

Respectfully submitted,

HICKMAN PALERMO TRUONG & BECKER LLP

Dated: February <u>27</u>, 2002

Bobby K. Truong

Reg. No. 37,499

1600 Willow Street

San Jose, California 95125-5106

Telephone: (408) 414-1080 Facsimile: (408) 414-1076

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Commissioner for Patents, Washington, D. C. 20231 on February 2/2002 (Date of Deposit)

Jennifer Newell

(Typed or frinted name of person mailing for espondence)

(Signature of person mailing correspondence)

	ORMATION DE TION IN AN A	APPLICA	ATTY. DOCKET NO. <b>15448-0505</b>		SERIAL NO. 10/029,547							
MAR 11	2012 13.			APPLICANT Alok Jain, et al.								
SHEW & TRAI	oendark)			FILING DATE December 21, 2	GROUP 2818							
y = 2		υ.	S. PATENT DO	OCUMENTS								
EXAMINER'S INITIALS	PATENT NO.	DATE	r	NAME		SUBCLASS FILIN		DATE				
					RE	CEIVED						
					APF	2 5 2002						
	+			Technology Center 2100								
.7	en en st	FORE	EIGN PATENT	DOCUMENTS	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			AND				
EXAMINER'S INITIALS	PATENT NO.	DATI	E	COUNTRY	CLASS	SUBCLASS	Trans	lation				
							Yes	No				
						-						
3.5				e, Date, Pertinent		VINE 2-1						
	Symbolic Trajecto	ory Evaluat	tion," IEEE, Vo	when Verifying Trol. 18, No. 7, July	1999, pp	o. 918-935.	•					
				ion of Logic Gates ion, pp. 329-333,			ulation	,"				
	S. Kundu, "GateMaker: A Transistor to Gate Level Model Extractor for Simulation, Automatic Test Pattern Generation and Verification," International Test Conference, pp. 372-381, 1998.											
<del>.</del>		R. E. Bryant, "Algorithmic Aspects of Symbolic Switch Network Analysis," IEEE Transactions on Computer Aided Design, pp. 618-633, July 1987.										
/	R. E. Bryant, "Boolean Analysis of MOS Circuits," IEEE Transactions on Computer Aided Design, pp. 634-649, July 1987.											
,	R. E. Bryant, "Extraction of Gate Level Models From Transistor Circuits by Four-Valued Symbolic Analysis," International Conference on Computer Aided Design, pp. 350-353, 1991.											
ار		S. Jain, et al., "Automatic Clock Abstraction from Sequential Circuits," Design Automation Conference, pp. 707-711, 1995.										
	R. Razdan, et al., "Clock Suppression Techniques for Synchronous Circuits," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pp. 1547-1556, October 1993.											
	F. Rocheteau, et al., "Tralala: A Fast and Accurate Functional Abstraction Tool For Transistor Netlists," SAME 99, Accessible from http://www.sansistor.com.											
EXAMINER		-	D,	ATE CONSIDERED	)							